
Scicos-HDL (v 0.6) Tutorial



Scicos-HDL User Guide

Version 0.6 2009-05

http://scicoshdl.sf.net



Scicos-HDL Group ZhangDong&KangCai

1 About Scicos-HDL


1.1 Features

- Links the Scilab/Scicos with the Digital circuit design(EDA).
- Integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation.
- Enables complex signal processing combined with powerful mathematical tools.
- Inside libraries: Sequential logic library, Combinational logic library, Ipcore library, simulation library.
- Support mixed-simulation with the Scicos blocks.
- Automatically generates Description Language(SystemC, VHDL and Verilog).
- Automatic propagation of signal names to generated HDL.
- You can specify most values in the block parameter dialog boxes using Scicos workspace.
- Mix-simulation with original Scicos blocks and Scicos-HDL blocks.
- Open interface for users to add blocks.
- GPL LICENCE.
- Support: Windows XP, 2000.

1.2 General Description

Scicos-HDL integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation. Scicos-HDL shortens digital circuit design cycles by helping you create the hardware representation in an modeling-friendly development environment. You can combine existing Scicos blocks with Scicos-HDL blocks and to link system-level design. It is a open source project under Scilab 's license, the release vision 0.6 can help to design and simulate some small-scale digital circuit system with its Hardware Description Language generation and Systemc simulator. We now will make it as a tool for teaching digital circuit design. Now it supports **SystemC, VHDL&Verilog** Languages.

Scicos-HDL now has five libraries, including : HDL_Sequential_Lib, HDL_Combinational_Lib, HDL_IPcore_Lib, HDL_Simulation_Lib, HDL_Super_Lib. See the following picture:




1.3 Design Flow

When using Scicos-HDL, you start by creating a design model in the Scilab/Scicos software. After you have created your model, you can generate Systemc, VHDL or Verilog HDL code files.

The design flow involves the following steps:

- 1. Create a model with a combination of Scicos and Scicos-HDL blocks.
- 2. Simulate the model in Scicos using a Scope block to monitor the results(inside Systemc simulation engine).
- 3. Use the VHDL, Systemc or Verilog HDL Compiler block to analyze your design and generate HDL language.
- 4. Use other synthesis tools to perform RTL synthesis.
- 5. Download to FPGA/CPLD board and test.



2 Getting Started Tutorial

2.1 Introduction

This tutorial uses an example full adder design, fulladder.cos, to demonstrate the Scicos-HDL design flow.

The full adder is composed of some AND gate blocks, NOR gate blocks and NOT gate blocks as its entity blocks, these blocks belong to combinational logic library(HDL_Combinational_Lib); some other blocks including I/O port blocks(IN and OUT), HDL I/O ports blocks(HDL IN and HDL OUT), simulation blocks(Square wave generator), displayer(Mscope) and Systemc, VHDL and Verilog HDL Compilers, these blocks belong to simulation library(HDL_Simulation_Lib) and clock blocks from Scicos Sources palette.

After finished the design and simulation, run Scicos-HDL Compilers to generate Systemc, VHDLand Verilog HDL code of your design. By this example you will know the whole flow of using Scicos-HDL to design circuit and generate Systemc, VHDL / Verilog code.

The following rules are used :

>> This sign will guide you to get into the subdirectories and select the final operation. For example: Palette>>Palettes>>HDL_Sequential_Lib, it means that please select the palette menu,click palettes, and then click HDL_Sequential_Lib.



This sign is a prompt, means there is significant information for you.

Bold-face It means the name of menu, the option of dialog box and so on, which you can click or select.

2.2 Creating the Full Adder Model

To create a new model, perform the following steps:

- Start the Scilab/Scicos.
- Choose File >>Save As (File menu) in the new model window.
- Browse to the directory in which you want to save the file. This directory becomes your working directory, This tutorial uses the working directory <**D**:/test/>.

- Type the file name into the File name box. This tutorial uses the name fulladder.cos.
- Click Save.
- Click the **Palette** menu in the menu bar and select the library, we need **HDL_Combinational_Lib**, **HDL_Simulation_Lib and Sources**.

The following sections describe how to add blocks to your model and simulate the model in Scicos.

2.2.1 Add the AND gate Block

Perform the following steps to add the AND gate block:

- In the Palette>>Palettes, click HDL_Combinational_Lib to view the blocks .
- Double-click or drag **andgate** block into your model (3 **andgate2** blocks and 4 **andgate3** blocks). See the following picture:

🐒 fu	lladde								<
File	Diagram	Palette	Edi t	View	Simulate	Format	Tools	? stop	
		Palet	es						^
		Pal ec	litor						
		Load a	s Pale	ette	I				
		Save a		ette	I			1	
		Pal Tr	ee						=
									¥
<								>	_
									//




Figure 6 Open Palette

Figure 7 Click HDL_Combinational_Lib





Figure 8 AND gate blocks

if you want to change the parameter of block, just right click the block and select "**open/set**", and it will pop up the dialog:

	binational Logic 1 -		
Scicos-HDL Combine	tional Logic 1 - andgate2	2	× *
Weblink	http://scicoshdl.sf.net	ŧ	go
Block Style : 1 Corr	binational Logic		
Block Name	andgate2	Function Code	Spec. Quit
Input Port Number	2	Output Port Number	1
Inport Add/Reduce	Change Inport	Outport Add/Reduce	Change Outport
1 IN_1 2 IN_2 Press	enter to change name	1 OUT_1	nter to change name



NOTE: please try to close this window use "Quit" button, do not use the "X" on the top of the window.

2.2.2 Add the NOT gate Block

Perform the following steps to add the NOT gate block:

- In the **Palette>>Palettes**, click **HDL_Combinational_Lib** to view the blocks .
- Double-click or drag **notgate** block into your model (3 **notgate** blocks).

See the following picture:

fulladder		
le Diagram Palette Edit View Simul:	ate Format Tools ? stop	
	IN_1 OUT_1	
	► IN_2 001_1 ■	
	and gate 2	
IN_1 OUT_1	THE	
notgate	IN_1 OUT_1	
	and gate 2	
	IN_1 OUT_1	
	IN_2	
	and gate 2	
н_ IN_1 OUT_1	IN_1	
notgate	IN_2 OUT_1	
	▶ IN_3	
	andgate3	
	IN_1	
	IN_2 OUT_1	
	▶ IN_3	
	and gate 3	
IN_1 OUT_1	and a second	
notgate	IN_1 IN 2 OUT 1	
	IN_3	
	and gate 3	
	- IN 1	
	IN 2 OUT 1	
	► IN_3	
	and sate 3	
	anayates	>

Figure 10 NOT gate blocks

2.2.3 Add the NOR gate Block

Perform the following steps to add the NOR gate block:

- In the **Palette>>Palettes**, click **HDL_Combinational_Lib** to view the blocks .
- Double-click or drag **norgate** block into your model (1 **norgate3** block and 1 **norgate4** block).

See the following picture:

😤 fulladder			
File Diagram Palette Edit View Simulate	Format Tools ? stop		
► IX_1 OVT_1 notgete	IM_1 OUT_1 andgate2 IM_1 OUT_1 andgate2 IM_2 OUT_1 andgate2 IM_1 OUT_1 andgate2 IM_1 OUT_1	► IN_1 IN_2 OUT_1 IN_2 norquit3	~
IN_1 OUT_1	andgate2 IN_1 IN_2 OUT_1 IN_3 andgate3		
HIN 1 OUT 1	IN_1 IN_2 OUT_1 IN_3 andgates IN_1 IN_2 IN_2 IN_1 IN_1	IN_1 IN_2 IN_2 IN_3 IN_4 norgate4	
S	andgate3		>

Figure 11 NOR gate blocks

2.2.4 Add the I/O port blocks(IN and OUT)

Perform the following steps to add the I/O port blocks block:

- In the **Palette>>Palettes**, click **HDL_Simulation_Lib** to view the block which display "**IN_1**" or "**OUT_1**" block .
- Double-click or drag I/O port blocks block into your model (3 IN_1 blocks and 2 OUT_1 blocks). See the following picture:

Sources
Sinks
Linear
Non_linear
Matrix
Integer
Events
Threshold
Others
Branching
Electrical
ThermoHydraulics
OldBlocks
DemoBlocks
HDL_Simulation_lib
HDL_Combinational_lib
HDL_Sequential_lib
HDL_IPCore_lib
HDL_Super_lib
HDL_Scilab_lib

fulladd					
ile Diagram	n Palette	Edit View	v Simulate Format	Tools ? stop	
► N_1 DV	and the second second	1007 🔔	IN 10UT andgate2 IN 20UT andgate2 IN 20UT andgate2 IN 10UT IN 20UT	IN 1 IN 2007 IN 3 norgate3	out_1
► <mark>IN_</mark> DV	and the second	_10VT	andgate2 IN 1 IN 2007 IN 2 andgate3 IN 1 IN 2007 IN 2007 IN 2007	IN 1 IN 2 IN 300T	0UT_1 =-
► IN_ 2%	inter a state	a_lour_	andgate3	norgate4	OUT
			andgate3		>

Figure 12 Click HDL_Simulation_Lib

Then we change the I/O port blocks' name as a fulladder, see the picture next:

- Double-click the I/O IN blocks to display the Parameters dialog box (or right click the block and select "open/set"), see figure 14.
- Change the name"IN_1" to "CI".
- Click "**OK**".

You will see the block display the name "CI", change the other four I/O port blocks(IN and OUT blocks) as well, see the figure 15:




Figure 14 Change I/O blocks name




Figure 15 I/O port blocks 2

The I/O blocks must be put in every model file, the number of these blocks is equal to the whole system I/O ports number.

2.2.5 Add the HDL I/O ports blocks(HDL IN and HDL OUT)

Perform the following steps to add the NOR gate block:

- In the Palette>>Palettes, click HDL_Simulation_Lib to view the blocks .
- Double-click or drag HDL IN and HDL OUT block into your model (1 HDL IN and 1 HDL OUT).
- Double-click the HDL IN block to display the Parameters dialog box (or right click the block and select "open/set"), see figure 16.
- Change the input port number to "3" and then click "OK".

You will see the the HDL IN block's input port number has been changed, change HDL OUT as well.




figure 16 Change the input port number




Figure 17 HDL IN and HDL OUT

The HDL IN and HDL OUT blocks must be put in every model file, their I/O ports number is equal to the whole system I/O ports number.

2.2.6 Add the Square wave generator block

Perform the following steps to add the Square wave generator block:

- In the Palette>>Palettes, click HDL_Simulation_Lib to view the blocks .
- Double-click or drag **counter**|**0->2** block into your model (3 Square wave generator blocks).
- Change parameters like the following picture:

Scilab Multiple Values Request					
	Set Counter block parameters				
	Minimum	þ			
	Maximum	1			
	Rule (1=Increment 2=Decrement)	1			
	Cancel OK				

Change all the "Counter" parameters and click "OK", then see the following picture:

🚮 dd	d												
Eile	Diagram	Palette	Edit	⊻iew	Simulate	Eormat	Tools	2 5					
ddd													× s
	unter -> 1				HDL IN HDL IN N Verilog compiler)- -	F		III.1000 endgate2 III.2000 endgate2 III.2000 endgate2 III.2000 endgate2 III.2000 endgate2 III.2000 endgate3 III.2000 endgate3 III.2000 endgate3 III.2000 endgate3 III.2000 III.2000	Ш.1 Ш.2007. исз потзай3 Ш.2007. Ш.3 Ш.2007. и.3 Ш.4 потзай4	► S our	4
•									 		 		•

Figure 18 Square wave generator block

2.2.7 Add the displayer(Mscope) block

Perform the following steps to add the Mscope block:

- In the Palette>>Palettes, click HDL_Simulation_Lib to view the blocks .
- Double-click or drag Mscope block into your model (1 Mscope).
- Double-click the Mscope block to display the Parameters dialog box, see figure 19.
- Change the Parameters make it have five input ports:

Ymin vector= -1 -1 -1 -1 -1; Ymax vector = 2 2 2 2 2; Refresh period = 30 30 30 30 30.

Scilab	Multiple Values Request		X
<u></u>	Set Scope parameters		
	Input ports sizes	1 1 1 1 1	
	Drawing colors (>0) or mark (<0)	1 3 5 7 9	
	Output window number (-1 for automatic)	-1	
	Output window position	[]	
	Output window sizes	[]	
	Ymin vector	-1 -1 -1 -	
	Ymax vector	22222	
	Refresh period	30 30 30 3	-
	Cancel OK		

Figure 19 Change parameters

- Make sure that the input ports number of **Mscope** is equal to the number of I/O OUT blocks.
- The Scicos help document will help you how to change the parameters.
- Click "OK".

See the following picture:

• Figure 20 Mscope block

2.2.8 Add the clock block

Perform the following steps to add the clock block:

- In the Palette>>Palettes, click HDL_Simulation_Lib to view the blocks .
- Double-click or drag **clock** block into your model (4 **clock** blocks).
- Double-click the **clock** block to display the Parameters dialog box, see figure 21.
- Change the "Period and Init time" (figure 21 show the value).
- Click "OK" and See the following picture:




Figure 21 Clock block

Change the other clock parameters: the left top one, 3/0, the left second one 3.5/0, the left last one 4/0, and the right one 0.08/0.




Figure 23 All blocks

2.2.9 Make connections

Make connections to connect the complete your design as follows:

- From one black output port to one black input port(from one block's the right to one block's the left).
- From one red output to one red input port(from one block's the bottom to one block's the top).
- From one output port to more then one input ports, double click the line and then link to other input port. See the following picture:




Figure 23 Connections

2.2.10 Add the SystemC ,VHDL and Verilog HDL Compilers block

Perform the following steps to add the VHDL and Verilog HDL Compilers block:

- In the **Palette>>Palettes**, click **HDL_Simulation_Lib** to view the blocks .
- Double-click or drag **Systemc**, **VHDL and Verilog HDL Compilers** block into your model. Now the design model file has been completely finished. See the following picture:




Figure 24 Compilers

2.3 SystemC ,VHDL and Verilog HDL codes Generation

To generate the SystemC ,VHDL and Verilog HDL codes for you design, Perform the following steps:

- save you model file.
- Create two empty folders to save the HDL codes, here we have three folders in **D:\test** directory(Figure 25).




Figure 25 Create two empty folders

 Double-click the Systemc, VHDL or Verilog HDL compiler block in your model to display the compiler dialog box (Figure 25).




Figure 26 Dialog box

- Perform the following steps:
 - Click **Yes** to continue.
 - Choose a folder to save HDL codes and click **Yes**(Figure 27).

浏览文件夹	? ×
Please choose a directory, then select OK.	
D:\test\whdl_code	
vhdl_code	
🗄 💼 systemc	
🚊 💼 test	
whdl_code	
🕀 🧰 test_06	
⊕ 🛅 test_example	
主 💼 testdd	
	-
· _	
确定 取消	۱ E

Figure 27 Choose a folder

• Wait until the compiling finished and click **OK**(Figure 28).

Scila	b Message 🔀
<u></u>	>> Project Compiled 100%
	>> HDL Project Path : D:/test/vhdl_code.
	>> Scicos-HDL 0.5 Copyright (c) 2004-2008
	>>> ZhangDong@KangCai (NKU, LIAMA, INRIA)

Figure 28 Compiling successfully

• Go to the folder to check the codes(Figure 29), and you will see the HDL code.




Figure 29 HDL file generation



Run Systemc and Verilog compilers like this, you will get files:




Figure 31 HDL file generation

Figure 32 HDL code(part)

2.4 Simulate Your Model in Scicos

To simulate your model in the Scicos, perform the following steps:

We use the standard C++ library Systemc as the simulation engine.

In this version, for doing simulation, we need Microsoft Visual C++ 2008!

- So please make sure it has been installed in your computer.
- Choose "Simulate>>Setup" (top menu) to display the Configuration dialog box (Figure 33).




Figure 33 Simulation Setup

• Type "**50**" (or more)in the Final integration time box and click OK.

🛃 Set Block propertie	•s 📃 🗖 🔀
	Set parameters
Final integration time	50
Realtime scaling	0
Integrator absolute tolerance	0.0001
Integrator relative tolerance	0.000001
Tolerance on time	1.000D-10
max integration time interval	100001
solver 0(Isodar)/100(dasrt)	0
maximum step size (0 means no lim	it) 0
Dismiss	ок

Figure 34 Change parameters

• Choose "Simulate clock" (Figure 35) and click "Open/Set" .




Figure 35 Change "Simulate clock "

• Type "0.08" (or more)in the Final integration time box and click OK

Scilat	Multiple Values Request	×
	Set Clock block parameters	
	Period D. 08	
	Init time 0	
	Cancel OK	

Figure 36 Change parameters

• Then start simulation by choosing **Simulate** >>**Run** (top menu) in Scicos.




Figure 37 Run simulation

• Then Scicos will display the result.




Figure38 Result of Scicos and VS 2008

Now we have finished the tutorial, any problem please send us an email: scicoshdl@gmail.com.

Some rules

- Make sure you have put the block Scicos-HDL IN as the input ports.
- Make sure you have put the block Scicos-HDL OUT as the output ports.
- Self-connected is not allowed in every block.
- Make sure the path and name of model file are correct.
- Make sure the directory of saving Systemc, VHDL / Verilog code file is correct.

All the examples are in the "example" folder.

3 Summarize

You can use the blocks in Scicos-HDL to create and simulate a hardware implementation of a system model in Scicos in a short time. The Scicos-HDL Compiler blocks generates SystemC ,VHDL / Verilog HDL code. Scicos-HDLmakes Scicos have hardware design and simulation function. It set up a bridge between Scilab and EDA.

THE END Scicos-HDLGroup 2009-035