This is simple model file,only one block -> D trigger with clr port.

VHDL/     Save the VHDL codes gernerated by VHDL compiler

VERILOG/  Save the VERILOG HDL codes gernerated by VERILOG HDL compiler
