This is a fulladder, the input and output ports are like the model file.

VHDL/     Save the VHDL codes gernerated by VHDL compiler

VERILOG/  Save the VERILOG HDL codes gernerated by VERILOG HDL compiler
